

| | | | | |
|-----------------------------------|--|---------------------------------------|---|-------------|
| Notice of References Cited | | Application/Control No. 10/607,819 | Applicant(s)/Patent Under Reexamination KOTA ET AL. | |
| | | Examiner LASHANYA R. NASH | Art Unit 2453 | Page 1 of 1 |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|---------------------|----------------|
| * | A | US-7,107,382 | 09-2006 | Clayton, Shawn Adam | 710/305 |
| | B | US- | | | |
| | C | US- | | | |
| | D | US- | | | |
| | E | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | N | | | | | |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

NON-PATENT DOCUMENTS

| | | |
|---|---|---|
| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
| | U | Barroso, L.A.; Gharachorloo, K.; McNamara, R.; Nowatzky, A.; Qadeer, S.; Sano, B.; Smith, S.; Stets, R.; Verghese, B., "Piranha: a scalable architecture based on single-chip multiprocessing"; Computer Architecture, 2000. Proceedings of the 27th International Symposium on 2000 Page(s):282 - 293. [retrieved from IEE on 22.10.08]. |
| | V | |
| | W | |
| | X | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.